# **FPGA BASED HARDWARE FIREWALL**



#### By

Zaheer Ahmed Gauhar, Muaaz Bin Zahid, Jawad Riaz, M. Talha Tariq Submitted to the Faculty of Department of Electrical Engineering, Military College of Signals, National University of Science and Technology, Islamabad in partial fulfillment for the requirement of a B.E Degree in Telecom Engineering JUNE 2016

i i

### CERTIFICATE

This is to certify that this project report entitled "**FPGA based Hardware Firewall**" by **Zaheer Ahmed Gauhar, Muaz Bin Zahid, Jawad Riaz, M. Talha Tariq**, submitted in partial fulfillment of the requirement for the degree of BE (Electrical Telecom) in Military College of Signals (NUST) during the academic year 2015-16, is a bona fide record of work carried out under my guidance and supervision.

Name (Supervisor):

Asst. Prof. Mian Muhammad Waseem Iqbal

Signature:

Date:

#### ABSTRACT

The basic aim of the project is to design and implement a Hardware Firewall which would enable user to secure a communication Network. The hardware firewall will use packet filtering technique to examine the header of a packet to determine its source and destination. This information will be compared to a set of predefined or user-created rules that will determine whether the packet is to be forwarded or dropped. Packet-filtering firewalls provide a reasonable amount of protection for a network with minimum complications. Packet-filtering rules can be extremely intuitive and thus easy to set up.

### **Copyright Notice:**

Copyright in text of this thesis rests with the student author. Copies (by any process) either in full, or of extracts, may be made **only** in accordance with instructions given by the author and lodged in the Library of Military College of Signals(MCS), NUST. Details may be obtained by the Librarian. This page must form part of any such copies made. Further copies (by any process) of copies made in accordance with such instructions may not be made without the permission (in writing) of the author.

The ownership of any intellectual property rights which may be described in this thesis is vested in Military College of Signals(MCS), NUST, subject to any prior agreement to the contrary, and may not be made available for use by third parties without the written permission of the Military College of Signals(MCS), NUST, which will prescribe the terms and conditions of any such agreement. Further information on the conditions under which disclosures and exploitation may take place is available from the Library of Military College of Signals (MCS), NUST, Rawalpindi.

# DEDICATION

This dissertation is gratefully dedicated to our parents and teachers. We could not have completed our study without their love, encouragement, prayers and guidance.

#### ACKNOWLEDGEMENTS

This project would not have been accomplished without Allah Almighty's will. We humbly thank Him for His blessings and giving us the wisdom, knowledge and understanding, without which we would not have been able to complete this thesis research work.

Due extension of gratitude to our project supervisor, Asst. Prof. Mian M. Waseem Iqbal, without his support and encouragement; it would not have been possible to complete this project.

We also thank our colleagues for helping us in developing the project and appreciate the people who have willingly helped us with their abilities.

Last but not the least; we are very thankful to our parents, who bore with us in times of difficulty and helped us overcoming obstacles. Without their consistent support and encouragement, we could not have accomplished our targets successfully.

# TABLE OF CONTENTS

1. Introduction	1
1.10verview:	1
1.2 Problem Statement:	1
1.3 Approach:	2
1.4 Objective:	3
2. Background Scope:	
2.1 Existing Literature:	4
2.1.1 Types of Firewall	5
2.2 Problem Formulation:	7
3. Design	
3.1 Technical Specifications	8
3.2 Verilog Modules:	9
3.3 Control Module:	10
3.4 Design Requirements:	11
3.5 Design Specifications:	11
3.6 Detailed design with justification	12
3.6.1 FPGA to Router Interface	12
3.6.2 1G Ethernet MAC Interface	13
3.7 Memory Module	14
3.8 Resource Utilization:	18
3.9 Frame Structure	19
3.10 Packets in Wireshark and Packet Builder	20
4.Simulation	21
4.1 Test Bench:	. 21
4.2 Firewall Module:	. 21
4.2.1 Firewall Design Flow	. 22
5. Implementation	
5.1 Physical Interface:	.23
5.2 Embedded Ethernet MAC Wrapper:	.23
5.3 Ethernet MAC Core:	.24
5.3.1 Core Overview:	.24
6. Results	
6.1 Simulation Results:	.26
6.2 Implementation Results:	28
7. Bibliography:	33
7.1 List of similar projects done at MCS:	.33
7.2 List of similar projects elsewhere:	.33
7.3 Online help:	34
8. Project research work:	

# LIST OF TABLES

Table 1. Resources Utilized	1	8
-----------------------------	---	---

# **LIST OF FIGURES:**

Figure 1.	Hardware firewall implementation
Figure 2.	Basic Firewall Functioning
Figure 3.	Packet Filtering Firewall
Figure 4.	Circuit Level Gateway
Figure 5.	Application Level Gateway7
Figure 6.	Virtex 5 FPGA Development Board
Figure 7.	Requirements for the Design
Figure 8.	Block Diagram of the firewall12
Figure 9.	FPGA to Router Interface
Figure 10	Memory Module Simulation (Match Found)16
Figure 11	Memory Module Simulation (Match Not Found)17
Figure 12	Memory Module Simulation (Match Found)17
Figure 13	Ethernet Frame Structure
Figure 14	IP Packet Header19
Figure 15	Captured packet in Wireshark
Figure 16	TCP packet in Packet B
Figure 17.	Firewall Design Flow
Figure 18.	Core Overview
Figure 19.	Input Data26
Figure 20.	Input Data-Deny
Figure 21.	Input Data-2
Figure 22.	Input Data-Allow27
Figure 23.	Ping Request to Allowed IP Address
Figure 24.	Request and Response in Wireshark
Figure 25.	Denied IP Address
Figure 26.	Denied Source Address
Figure 27.	No Packet in Wireshark

### **KEY TO SYMBOL OR ABBREVIATION:**

- **FPGA** Field Programmable Gate Array
- ➢ MAC Media Access Control
- ► **IP** Internet Protocol
- **TEMAC** Tri Ethernet Media Access Control
- ➢ MII Media Independent Interface
- > GMII Giga bit Media Independent Interface

### CHAPTER 1:

### **INTRODUCTION:**

### 1.1 Overview:

A Hardware *firewall* is basically a protective barrier. A standalone hardware firewall implementation on FPGA kit ensures secure communication. It will be inserted in between any network system and the internet and a controlled link will be established with a single checkpoint where security will be imposed. Security is ensured by checking IP packets entering the user network. The hardware firewall will be packet filtering to examine the header of a packet to determine its source and destination. This information will be compared to a set of predefined or user-created rules that will determine whether the packet is to be forwarded or dropped.

### **1.2 Problem Statement:**

Internet connectivity is a necessity in modern age. Increased use of internet calls for extreme security measures. One of them is firewall. Firewall can either be hardware or software.

Software solutions are not that effective due to following reasons: o Slow due to sequential execution of algorithms.

• They can be hacked easily by an attack on the computer it is running within. To make them fool-proof, a lot of time and investment is needed.

o Cannot be customized according to the customer's and/or organization's needs.

On the contrary, hardware firewall has many advantages which include:

1. Fast processing and filtering due to dedicated resources (Parallel Processing)

- 2. Customizability
- 3. Single central solution
- 4. Easier to maintain and ideal for large organizations

# 1.3 Approach:

Any network system can be secured effectively using hardware means and the implementation of hardware firewall on a FPGA (Field Programmable Gate Array) board using Verilog language is one of them. By using FPGA boards, we can reconfigure digital integrated circuit for a hardware system to filter the IP packets and thus ensuring a secure incoming of data inside any network. FPGA boards are used as they have real-time applications with massively high parallel data processing. With FPGA, systems can be developed that are exactly customized for the designated task. It is relatively resistant to any cyber-attack as the whole device is hardware based. We aim to produce the hardware solution for any specific number of users belonging to a specific network.





**Figure 1. Hardware Firewall Implementation** 

Users of the network will be connected through Ethernet port on FPGA board. All the ports will be configured through Xilinx Software. The network firewall will compare the incoming IP packets (Ethernet and IP headers) to those in the list. If the IP packet is in the allowable list, the packet is processed ahead, otherwise discarded.

The Ethernet ports of the FPGA board will be designed and configured using Xilinx Software. In FPGA board we will define policies for every user based on its IP fields.

# 1.4 Objective:

The basic aim of the project is to

1. Design and implement a Hardware Firewall which would enable to secure a communication Network.

2. The project will be able to expose "hostile" elements and will be able to withstand these Intruder attacks.

3. The hardware firewall will be packet filtering to examine the header of a packet to determine its source and destination IP address and ports.

4. The hardware built will be strong enough to support a large number of users over a network.

5. Hardware firewall would be performing the following functions:

- Packet Filtering
- Centralized firewall solution

The main block will be built using Verilog Hardware Description Language (HDL) to speed up the packet processing. A processor based embedded system with real-time operating system will be designed to achieve highly customized and on-the-fly configuration change in the firewall.

### **CHAPTER 2:**

#### **BACKGROUND SCOPE:**

#### 2.1 Existing Literature:

A computer firewall protects networked computers from intentional hostile intrusion that could compromise confidentiality or result in data corruption or denial of service. It may be a hardware device or a software program running on a secure host computer. In either case, it must have at least two network interfaces, one for the network it is intended to protect, and one for the network it is exposed to. A network firewall sits at the junction point or gateway between the two networks, usually a private network and a public network such as the Internet. The earliest computer firewalls were simple routers.

There are two access denial methodologies used by computer firewalls. A firewall may allow all traffic through unless it meets certain criteria, or it may deny all traffic unless it meets certain criteria. The type of criteria used to determine whether traffic should be allowed through varies from one type of firewall to another. Computer Firewalls may be concerned with the type of traffic, or with source or destination addresses and ports.



**Figure 2. Basic Firewall Functioning** 

### 2.1.1 Types of Firewall:

Firewalls fall into four broad categories: Packet Filters, Circuit Level Gateways, Application Level Gateways and Stateful Multilayer Inspection Firewalls.

Packet filtering firewalls work at the network layer of the OSI model, or the IP layer of TCP/IP. They are usually part of a router. A router is a device that receives packets from one network and forwards them to another network. In a packet filtering firewall each packet is compared to a set of criteria before it is forwarded. Depending on the packet and the criteria, the firewall can drop the packet, forward it or send a message to the originator. Rules can include source and destination IP address, source and destination port number and protocol used. The advantage of packet filtering firewalls is their low cost and low impact on network performance. Most routers support packet filtering. Even if other firewalls are used, implementing packet filtering at the router level affords an initial degree of security at a low network layer. This type of firewall only works at the network layer, however, and does not support sophisticated rule based models. Network

Address Translation (NAT) routers offer the advantages of packet filtering firewalls but can also hide the IP addresses of computers behind the firewall, and offer a level of circuit-based filtering.



**Figure 3. Packet Filtering Firewall** 



Figure 4. Circuit Level Gateway





### **2.2 Problem Formulation:**

Some work has already been done for the hardware firewall's FPGA implementation. Almost all of them make use of FPGAs' flexibility and architecture to design systems with increased speed and optimized silicon area usage. We will be using Xilinx Virtex-6 Development to design the modules as it has 100MHz fixed oscillator and up to 400MHz programmable clock generator. Furthermore, it has GTP transceiver, which can provide complete 1000 Base-X implementation on-chip. It is out aim to make a device that fully exploits the flexibility and architecture of FPGA to provide a faster and efficient solution to secure any network from any malware.

# CHAPTER 3:

# **DESIGN:**

# **3.1 Technical Specifications:**

We would be using Xilinx Virtex-5 XC5VLX110T Development kit for our project.



# Figure 6. Virtex 5 FPGA Development Board

The hardware specifications of the board are:

- $\blacktriangleright$  Device operation at less than 30W 5V DC
- voltage-controlled oscillator (VCO) with a frequency from 600 MHz up to 1600 MHz

- ➤ 10/100/1000 Ethernet PHY.
- Each Virtex-6 FPGA slice contains four LUTs and eight flip-flops, only some slices can use their LUTs as distributed RAM or SRLs.
- GPIO includes 8 LEDs, 2 buttons, 2-axis navigation switch, 8 slide switches and a 16x2 LCD

Virtex-6 devices contain up to eight embedded Ethernet MACs, two per Ethernet MAC block. The blocks have the following characteristics:

- Designed to the IEEE 802.3-2002 specification
- RGMII/GMII Interface with SelectIO or SGMII interface when used with RocketIO transceivers
- Half or full duplex
- Supports Jumbo frames

1000 Base-X PCS/PMA: When used with RocketIO

#### **3.2 Verilog Modules:**

In Verilog, circuit components are designed inside a module. Modules can contain both structural and behavioral statements. Structural statements represent circuit components like logic gates, counters, and microprocessors. Behavioral level statements are programming statements that have no direct mapping to circuit components like loops, if-then statements, and stimulus vectors which are used to exercise a circuit. The module is the basic unit of hierarchy in Verilog. Modules describe:

- Boundaries (module, endmodule)
- Inputs and outputs (ports)
- Working behavior (behavioral or RTL code)
- Can be a single element or collection of lower level modules □ Module can describe a hierarchical design (a module of modules)

### **3.3 Control Module:**

The type of coding which we are using in Verilog Programming is Behavioral coding with device XC6VLX240T having package FF1156, because behavioral Verilog code generally looks more like a sequential computer program running from top to bottom with an initial begin block. There are no input/output ports defined in top level behavioral modules since the output be to simulator facilities like the console display() etc. While the other type of coding is RTL (Register Transfer Level), in which code is defined in terms of registers and combinational logics that sits between them and intended to be used as input to a synthesis tool. Moreover it is a low level language having no explicit delays.

### • SUB MODULE:

Sub module is a module used inside another module. When a module is used inside another module, it is not called but instantiated.

#### • TEST BENCH:

A test bench supplies the signals and dumps the outputs to simulate a Verilog design or modules. It invokes the design under test, generates the simulation input vectors, and implements the system tasks to view/format the results of the simulation. It is never synthesized so it can use all Verilog commands.

### • TOP MODULE:

Top module is the first block of the Verilog program that will be executed at once, when the program is executed. It will pass all the input data from Test Bench to the Write Module. It also contains the instantiations of Write and Read modules and all the FIFOs. It outputs the data read from FIFOs.

module top (clk, rst, sof, rx data, eof, dout );

### • WRITE MODULE:

When we start the process of packet filtering through code on Xilinx, the input packets are first processed by Write Module which extracts destination MAC address, Source MAC address, Source IP address, Destination IP address, Source Port number and Destination Port number and writes them to their respective FIFOs. It maintains a counter to keep track of the start of each address. Start of frame (SOF) and End of Frame (EOF) are used to mark the start and end of the input frame respectively.

```
module SM_WR(clk, rst,sof,rx_data,
eof,we dest mac,we src mac,we type, we payload, we eof) ;
```

### • READ MODULE:

Once the filtering parameters have been written to the FIFOs, they are read by the Read Module. It then outputs the information for display on the simulation screen. The output of this module will be used to compare the filtering parameters to the pre stored rules of firewall in order to take decisions for the forwarding or dropping of packet.

module SM\_Rd(
 clk,rst,eof\_out,empty,rd\_dest\_mac,rd\_src\_mac,rd\_type,rd\_payl
 oad,rd eof) ;



## **3.4 Design Requirements:**

Figure 7. Requirements for the Design

## **3.5 Design Specifications:**

We will design the Hardware Using Verilog HDL

- > 1G MAC Control System will be incorporated in our system
- We will create a computer network and secure all the users within the network using single hardware firewall
- Throughput performance will be near line speed as we will be designing 1G MAC Control

- IP and Mac Address Filtering would be done based on user requirement and protocols being used
- > Whole design will be in accordance to IEEE 802.3 Protocol

# 3.6 Detailed design with justification:





The whole design has been divided into 2 parts:

# **3.6.1 FPGA to Router Interface:**

A wired Ethernet connection will be established through a CAT-5 cable between the RJ-45 connector of the FPGA and the RJ-45 connector of the router or the switch available.



**Figure 9. FPGA to Router Interface** 

### **3.6.2 1G Ethernet MAC Interface:**

Enable Ethernet PHY of FPGA to transmit & receive data to and from the external Internet cloud. The steps involved are:

- Design of an Ethernet Core in Verilog HDL using the Xilinx Core generator and Xilinx Platform Studio.
- Modify the core using Xilinx Platform Studio according to the needs
- Import the core as a Xilinx project in Xilinx Project Navigator and generate .bit file
- Program the bit file on the FPGA using iMPAC software to enable the Ethernet MAC to send and receive the IP traffic in tri mode (10/100/1000Mbps)

### **1. Control Panel:**

This panel basically decides whether a packet is to be forwarded to the network or discarded based on the IP and MAC addresses stored in the RAM by the network administrator. This panel thus controls the flow of information into the network. This panel will contain the following modules

a) IP filter

b) MAC Filter

## 2. Interface panel:

Responsible for the transfer and reception of signals to and from the physical interface. Interfacing Panel is being designed first after which Control panel will be designed. Below mentioned are the various Modules for the Interfacing Panel of Hardware Firewall.

#### **3.7 Memory Module**

In Xilinx FPGAs, a Block RAM is a dedicated two-port memory containing several kilobits of RAM. The FPGA contains several of these blocks. Inside of each small logic block is a configurable lookup table. It is normally used for logic functions, but you can reconfigure it as a few bits of RAM. You can combine several of them into a larger RAM. This is distributed RAM. Both types of RAM can be initialized with data, or used as ROM.

Distributed RAMs are implemented within Look up Tables (LUTs.) Each Configurable Logic Block (CLB) inside a Xilinx FPGA contains two slices and each slice contains 2 LUTs and LUTs are made of Static RAM (SRAM), which can accommodate 16 bits. So, for small memory distributed RAMs are used while for large memory Block RAM is used.

### 3.7.1 Block RAM Generator Core:

The Block Memory Generator core uses embedded Block Memory primitives in Xilinx FPGAs to extend the functionality and capability of a single primitive to memories of arbitrary widths and depths. Sophisticated algorithms within the Block Memory Generator core produce optimized solutions to provide convenient access to memories for a wide range of configurations.

#### **3.7.2 Memory Initialization:**

The memory contents are initialized using a memory coefficient (COE) file. A COE file defines the initial contents of each individual memory locations.

We have made a block RAM using Block RAM Core Generator to store set of rules for our Firewall, rules for destination MAC, source MAC, destination socket, source socket are stored in each individual Block RAM core.

#### 3.7.3 Block Ram Instantiation:

The following instantiation shows the instantiation of block RAM core. In this core address is passed at addra and the data at that location is output to douta. The received data can then be compared to the contents of the received Ethernet frame, to decide whether to drop of forward the packet. This process is repeated until all the data values of Block RAM are being checked.

Dest_mac_core dest_mac(	
clka(clka),	// clock of port A
wea(wea),	// write enable of port A
addra(addra),	// address of port A
dina(dina),	// data in at port A
douta(dest_mac_dout)	// data out at port A
);	

### 3.7.4 Top Module for Block RAM Simulation:

This module is used to pass the input signals from test bench to Block RAM cores. clka is used for synchronization purposes, rst is used for asynchronous reset, wea, addra, dina are the input signals for the Block RAM Core, dest\_mac\_data\_out holds the output from destination MAC Block RAM core, src\_mac\_data\_out holds the output from source MAC Block RAM core. Outputs from all the Block RAM cores are concatenated and checked against the corresponding parameters of Ethernet frame, if a match is found 'match' flag is set high indicating that the packet should be forwarded.

module Top(clka,	// clock of port A
rst,	// reset
wea,	// write enable port A
addra,	// address of port A
dina,	// data in at port A
dest_mac_data_out,	$\ensuremath{\textit{//}}\xspace$ reads destination MAC addresses from block
RAM	
src_mac_data_out,	// reads source MAC addresses from block RAM
<pre>src_socket_data_out,</pre>	// reads source IP & port addresses from block RAM

15

dest\_socket\_data\_out,

 $\prime\prime$  reads destination IP & port addresses from block

// 1 bit flag to respond when a match of rule is found

RAM

match

);

# **3.7.1 Memory Module Simulation:**

										224.000 r	IS							
Name	Value	50 r	ns		100 ns	1	150 ns	1	200 ns		250 ns	3	00 ns	1	350 ns		400 ns	
▶ 🍓 dest_mac_dout[4	000000000000000000000000000000000000000	0000	000000	00 X	00009090909	0 )(	000078787878		0000000	000 🛛 0	000a5a5a5a5	X 0000	Daabbaabb	000	000000000	000	)12121212	00
▶ 🔣 src_mac_dout[47	000078787878	0000	000000	00	00005656565	6 )(	000000000000000000000000000000000000000		00078787	878 🛛 🗘	000aabbaabb	X 0000	000000000	000	0a5a5a5a5	000	)babababa	00
Src_socket_dout[	0000aabbaabk	0000	000000	00 🛛	00007878787	8 )(	000090909090		000aabba	abb 🛛 🕻	0000000000000000	X 0000	)babababa	000	0a5a5a5a5	000	00000000	00
🕨 🔣 dest_socket_dou	000000000000000000000000000000000000000	0000	000000	00 🛛	00007878787	8 )(	000090909090		0000000	000 🗙 0	000aabbaabb	<u>) oop</u>	Da5a5a5a5	000	000000000	000	)babababa	00
🗓 match	1																	
🔚 cik	1																	
🚡 rst	0																	
🔚 wea	0																	
🕨 🍯 addra[4:0]	04	00		0		02		03		04		05		06		07		08
🕨 🍯 dina[47:0]	000000000000000000000000000000000000000									0000000	0000							
		X1: 22	4.000 ns	S														

Figure 10. Memory Module Simulation (Match Found)

								336.000 ns
Name Value	0 ns	50 ns	100 ns	150 ns	200 ns	250 ns	300 ns	350 ns 40
▶ 🍇 dest_mac_dout[4_00000000000	000000	00000 X	000090909090	000078787878	0000000000 0	000a5a5a5a5 🛛 00	00aabbaabb	0000000000 0000
▶ 🍇 src_mac_dout[47: 0000a5a5a5a8	000000	00000 X	000056565656	00000000000	000078787878 0	000aabbaabb 🛛 00	, 000000000	0000a5a5a5a5 0000
▶ 🍇 src_socket_dout[ 0000a5a5a5a8	000000	00000	000078787878	000090909090	0000aabbaabb 🛛 0	0000000000 🛛 00	00babababa	0000a5a5a5a5 0000
▶ 📲 dest_socket_dou 00000000000	000000	00000	000078787878	000090909090	<u> 00000000000 X 0</u>	000aabbaabb 🛛 00	00a5a5a5a5	0000000000 \ 0000
🗓 match 🛛 0								
🌆 cik 🛛 1								
🌆 rst 🛛 o								
🌆 wea 🛛 🛛 🖉								
▶ 🍯 addra[4:0] 06	XX /	00 \ 0	1 / 02	. ( 03	( 04	05		16 07
▶ 📓 dina[47:0] 000000000000				0000	0000000			
	X1: 336.000 ns							

Figure 11. Memory Module Simulation (Match Not Found)

I									368.3	360 ns														
	Name	e	Value	.	300 n	ns		350 ns			400 ns		4	150 ns		500 r	ns		550 ns		600 ns		650 ns	
	•	dest_mac_dout[4	000000000000	00	00aab	obaabb	000	000000	000	000	012121	212						0	00bab	ababa				
	•	src_mac_dout[47:	0000a5a5a5a8	00	00000	000000	X 000	0a5a5a	5a5	X 000	0 babab	aba 🛛						0	00121	21212				
		src socket douti	0000a5a5a5a5	00	00bab	bababa	X 000	0a5a5a	5a5	X 000	00000	000 X						0	00121	21212				
		dest sorket dou	000000000000000000000000000000000000000	00	00a5a	a5a5a5	X 000	000000	000	V 000	() () () () () () () () () () () () () (	aha	+					0	00121	21212				
	10	match	1	<u>,</u>		100000	<u></u>			<u>V 600</u>			+											
	48 10		<u>.</u>						_															
	-0	CIK	1		-J L																┝┛└			
	L	rst	0																					
	0	wea	0																					
	•	addra[4:0]	07	0		(	06			07									08					
	•	dina[47:0]	000000000000												00000000	0000								
											ļ													
				¥1.	368.2	60 ns																		
				VI:	200.3	ou na																		



••• 17

# 3.8 Resource Utilization:

Slice Logic Utilization	Used	Available	Utilization
No. of Slice Registers	952	69120	1%
No. used as Flip Flops	952		
No. of Slice LUT's	884	69120	1%
No. used as logics	804		
No. used as Memory	70		
Total Memory used (KB)	144	5328	2%
No. of TEMACs	1	2	50%

Table 1: Resources Utilized

# **3.9 Frame Structure:**

Gigabit ame Check Sequence Inter-Frame Gap (96 nanesecondis or 12 Octets)	Ethernet (	IEEE 802.3ab) I ation MAC Source MA Address 60 - 15	Bogst Payload         National Network           C         802-1Q Tag (Optional)         MAC Type or Length         Payload         Network           14 (vLAN: 64 -1518)         Octets         Octets         Octets         Octets         Octets	Datagram rk PDU Frame Check Unit) Frame Check Sequence Inter-Frame Gap (96 nanesconds or 12 Oct			
Gigabit Ethernet Fra with TCP/I	ame Compor P Datagram	nent Size	Gigabit Ethernet Maxir Throughput Rate Calculati	num Frame and Data on with TCP/IP Datagram			
Frame Component	Comp	onent Size	Rate Term	Value			
MAC Preamble	7 Octets of: 10	101010	Gigabit Ethernet Bit Rate	1000 Mbit/sec -or- 1000Mb/sec			
Start Frame Delimiter	1 Octet of: 10	101011	Gigabit Ethernet Bit Time	1 nanosecond (.00000001 seconds)			
Destination MAC Address	6 Octets		1 Octet (Byte)	8 Bits			
Source MAC Address	6 Octets		Max Octet Rate	(1000Mb/sec)/((8 Bits) =			
802.1Q VLAN TAG ID (Optional)	4 Octets (Option	ual)	Max Frame Rate (84 Octet Frames)	(1000Mb/sec)/((8 Bits)*(84 Octets/Frame)) =			
MAC Type or Length	2 Octets		Min Packet (60 Bytes + 4 Bytes CRC)	1,488,095 Frames/sec (FPS)			
MTU	IP Header 20 Octets		Max TCP/IP Data Rate (84 Octet Frames) Min TCP/IP Packet (60 Bytes + 4 Bytes CRC)	(1,488,095 Frames/sec)*(6 Bytes/Frame) = 8,928,571 Bytes/sec			
(Maximum Transmission Unit) 著 夏 「	TCP Header	20 Octets	Max Frame Rate (1538 Octet Frames)	(1000Mb/sec)/((8 Bits)*(1538 Octets/Frame 81,274 Frames/sec (FPS)			
Payload 8	TCP Options/ Data/Padding	6 - 1460 Octets	Max Packet (1514 Bytes + 4 Bytes CRC) Max TCP/IP Data Rate (1538 Octot Enumer)				
Protocol Data Unit:	***Total:	46 - 1500 Octets	Max TCP/IP Packet (1514 Bytes + 4 Bytes CRC)	117,685,306 Bytes/sec (TCP/IP TimeStamp			
Frame Check Sequence (CRC)	4 Octets	(mat: 1504 - VD4N)	Max TCP/IP Data Rate (1538 Octet Frames) Max TCP/IP Packet (1514 Bytes + 4 Bytes CRC)	(81,274 Frames/sec)*(1460 Bytes/Frame) = 118,660,598 Bytes/sec (no TCP/P TimeStam			
Inter-Frame Gap •••	12 Octets (96 r	nanoseconds)	Max Gigabit Ethernet Frame Bandwidth	(1.488,095 Frames/sec)*(64 Bytes/Frame) =			
otal Physical Frame Size: 84 – 1538 Octets (Max: 1544 -VLAN)		Max Packet (60 Bytes + 4 Bytes CRC) Max Packet (60 Bytes)	95,238,080 Bytes/sec ( 90.876031 MiB/s) (1,488,095 Frames/sec)*(60 Bytes/Frame) * 89,285,700 Bytes/sec ( 85,149477 MiB/s)				
			Max Gigabit Ethernet Frame Bandwidth Max Packet (1514 Bytes + 4 Bytes CRC) Max Packet (1514 Bytes)	(81,274 Frames/sec)*(1518 Bytes/Frame) = 123,373,932 Bytes/sec (117,658550 MiB/s) (81,274 Frames/sec)*(1514 Bytes/Frame) = 123,048,338 Bytes/frame) =			

**Figure 13: Ethernet Frame Structure** 



Figure 14: IP Packet Header

# 3.10 Packet in Wireshark and Packet Builder:

Filter:			~	Expression	Clear Apply Save
No.	Time Source		Destination	Protocol L	Length Info
49483	1709.00552 192.	108.221.151	204.79.197.200	TCP	1494 [ICP segment of a reassembled PDO]
49484	1/09.00555 192.	108.221.151	204.79.197.200	TLSVI.2	2 747 Application Data
49485	1/09.84/56 204.	/9.19/.200	192.168.221.151	ICP	54 443-64979 [ACK] Seq=6294 ACK=3419 W1N=130560 Len=0
Fr	ame Number: 1				
Fr	ame Length: 54 b	oytes (432 bits	)		
Ca	pture Length: 54	bytes (432 bi	ts)		
[FI	rame is marked:	False]			
LFI	rame is ignored:	Falsej			
LPI	rotocols in fram	e: eth:etherty	pe:ip:tcp]		
LC.	ploring Rule Nam	ie: TCP]			
LC	oloring Rule Str	ing: tcp]			
E Ethe	rnet II, Src: Tp	D-L1NKT_C0:44:T	0 (00:25:86:C0:44:T	0), DST:	: IntelCor_02:38:00 (58:94:60:02:38:00)
	stination: inter	Cor_02:38:0C (	58:94:60:02:38:0C)		
. ± 50	unce: ip=Linki_c	.0:44:10 (00:25	:86:00:44:10)		
Toto	pe: IP (0x0800)	ncion 4 Enci	716 58 711 110 (716	50 311 1	110 0++ 107 160 271 151 (107 160 271 151)
	reion: 4	1 STOIL 4, SIC.	210. 38. 211. 110 (210	. 30.211.1	110), DSC. 192.106.221.131 (192.106.221.131)
Ver	ador Longth: 20	but or			
m pi	Eferentiated Fer	vices Field: 0	x00 (DECB 0x00: Def	ault: ECN	CN: 0x00: Not_ECT (Not ECN_Capable Transport))
TO	tal Length: 40	vices Field. 0	X00 (DSCF 0X00: DEI	aure, een	.N. OXOC. NOL-ECT (NOL ECN-Capable Halispore))
Td	entification: Ox	(8e1a (36378)			
	ags: 0x00	(505/0)			
Fr	agment offset: 0	)			
ті	me to live: 45				
Pro	otocol: TCP (6)				
🗉 He	ader checksum: 0	xb5cc [validat	ion disabled]		
SO	urce: 216.58.211	.110 (216.58.2	11.110)		
De	stination: 192.1	68.221.151 (19	2.168.221.151)		
[S	ource GeoIP: Unk	nown]			
[D	estination GeoIP	: Unknown]			
🗉 Tran	smission Control	Protocol, Src	Port: 443 (443), D	st Port:	: 64631 (64631), Seq: 1, Ack: 1, Len: 0
0000 0010 0020 0030	58 94 6b 02 38 0 00 28 8e 1a 00 0 dd 97 01 bb fc 7 02 85 93 21 00 0	00 25 86 C0 00 2d 06 b5 cc 7 c2 50 2b cb 00	44 f0 08 00 45 00 d8 3a d3 6e c0 a8 ce d7 15 1e 50 10	X.k.8 .( w.	.%DE. Rn. N.P +P.

# Figure 15. Captured packet in Wireshark

② Decode Editor         [0/14]           ■ ③ Decide Editor         [0/14]           ■ ③ Decide Editoria Address:         55:f67:32:11:00:98 [0/6]           ■ ③ Decide Editoria Address:         55:f67:32:11:00:98 [0/6]           ● ③ Potocool:         0x0000 [12/2]           ● ● Inder Length:         5           ● ● DSF:         00000 [15/1] 0xFF           ● ● Inder Length:         64 (12/2)           ● ● Inder:         0 (0) [19/2]           ● ■ Inder:         0 (0) [19/2]           ● ● Inder:         0 (0) [10/2]           ● ■ Inder:         0 (0) [20/2] 0x1FF           ● ■ Inder:         0 (0) [20/2] 0x1FF           ● ■ Frage:         0 (0) [20/2]           ● □ ■ Potocol:         6 (1CCP) [23/1]           ● □ ■ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	No. Delta Time Source	Destination	Protocol Size Summary
Image: Stress Stress       Source Address:       Striss: Stri	2 Decode Editor		
Destination Address:         SI:67:32:1F:08:B9         (0/6]	Ethernet II Header	[0/14]	
# 3 Source Address:         Est76:33:F1:80:95         [6/4]           # P - Internet Protocol:         (14/32)           - Wreator Length:         4         (14/1) 0x07           - Weater Length:         5         (32 Bytes) [14/1] 0x07           - Weater Length:         5         (32 Bytes) [14/1] 0x07           - Weater Length:         64         (14/1) 0x07           - Weater Length:         64         (64 Bytes) [16/2]           - Total Length:         64         (64 Bytes) [16/2]           - Total Length:         64         (16/2) [10/1]         0xED           - Tages:         0100 12/2]         0xIFFF           - Tages:         0100:1 Ersament [20/1]         0xED           - Tages:         010:1 [20/2]         0xIFFF           - Tages:         010:1 [21/2]         0xIFFF           - Tages:         010:0 [21/2]         0xIFFF           - Tages:         010:0 [21/2]         0xIFFF           - Tages:         010:0 [21/2]         0xIFFF           - Source Pit:         172.23.33.54         [24/1]           - Source Pit:         172.23.33.54         [24/2]           - Source Port:         2         [46/2]            2         [46	Destination Address:	5E:67:32:1F:08:B9 [0/6]	
Protocol:         0x0800         [12/2]           * TP - Internet Protocol         [14/32]           - Version:         4         [14/1] 0xF0           - Neader Length:         8         (32 Bytes) [14/1] 0x0F           - DSF:         0000 0000         [15/1] 0xFF           - Flags:         0000 0000         [15/1] 0xFF           - Flags:         010         (Don't Fragment) [20/1] 0xE0           - Flags:         010         (Don't Fragment) [20/1] 0xE0           - Flags:         010         (Don't Fragment) [20/1] 0xE0           - Fragment Offset:         0         (0) [20/2] 0xIFFF           - Fragment Offset:         0         (0) [20/2] 0xIFFF           - Fragment Offset:         0         (0) [20/2] 0xIFFF           - Fragment Offset:         0         (0) [20/2] 0xIFF           - Fragment Offset:         172.23.33.4         [26/4]           - Framsport Control Protocol         [46/2]         [46/2]           - Framsport Control Protocol         [46/2]         [46/2]           - Statenet Number:         2950623966         [50/4]           - Statenet Number:         2950623966         [50/4]           - Free         - Free         [55/1] 0xF0 <td>Source Address:</td> <td>E5:76:23:F1:80:9B [6/6]</td> <td></td>	Source Address:	E5:76:23:F1:80:9B [6/6]	
Image: Protect Protocol       [14/32]         Image: Protocol       [14/32]         Image: Protocol       [14/3] 0xF0         Image: Protocol       8       (32 Byres) [14/1] 0x0F         Image: Protocol       64       (64 Byres) [16/2]         Image: Protocol       64       (64 Byres) [16/2]         Image: Protocol       0       (0) [15/2]         Image: Protocol       0       (0) [16/2]         Image: Protocol       64       (22/1)         Image: Protocol       6       (TCP) [23/1]         Image: Protocol       6       (TCP) [23/1]         Image: Protocol       120/4]       (24/4)         Image: Protocol       146/2]       (24/2)         Image: Protocol       14/2]       (24/4)         Image: Protocol       14/2]       (24/4)         Image: Protocol       14/2]       (24/4)         Image: Protocol       14/2]       (46/2)         Image: Protocol       12345       (46/2)      <	Protocol:	0x0800 [12/2]	
4       [14/1] OxFO         9       Version:       4       [14/1] OxFO         9       DSF:       0000 0000       [15/1] 0xFF         9       DSF:       0000 0000       [15/1] 0xFF         9       Total Length:       64       (64 Bytes) [16/2]         9       Flags:       010       (Don't Freqment) [20/1] 0xEO         9       Flags:       010       (Don't Freqment) [20/1] 0xEO         9       Flags:       010       (Don't Freqment) [20/1] 0xEO         9       Fragment Offset:       0       (0) [20/2] 0xIFFF         9       Fotocol:       64       [22/1]         9       Pertocol:       64       [22/1]         9       Pertocol:       0x9D31       (Correct) [24/2]         9       Pertocol:       172.23.33.34       [30/4]         9       Pertination IP:       172.23.33.4       [30/4]         9       Pertination Fort:       1246/2]       [46/2]         9       Destination Fort:       1245       [46/2]         9       Sequence Number:       2950623936       [50/4]         9       New Pertine Number:       0       [54/4] NaFO         9       Pere	IP - Internet Protocol	[14/32]	
Header Length:         8         (32 Bytes) [14/1] 0x0F	<pre>   Version: </pre>	4 [14/1] OxFO	
• DSF:         0000 0000         [15/1] 0xFF                • Cloal Length:         64         (64 Byres) [16/2]                • Flags:         010         (Don't Fragment) [20/1] 0xE0                • Flags:         010         (Don't Fragment) [20/1] 0xE0                • Flags:         010         (Don't Fragment) [20/1] 0xE0                • Fragment Offset:         0         (0) [20/2] 0xIFFF                • O Frotocol:         64         [22/1]                • O Frotocol:              • O (Correct) [24/2]                • O Postination FP:         172.23.33.43         [26/4]                • D Postination FP:         172.23.33.54         [30/4]                • O Source Port:         12         [46/2]                • D Postination Protocol              • (Hext Sequence Number:)         295002396                • O [Next Sequence Number:]         295002396         [50/4]                • D F:              • O (55/1] 0xF0                • D CP Offset:         0         [54/4] 0xF0                • D CP Offset:         0         [54/1] 0xF0	Header Length:	8 (32 Bytes) [14/1]	0x0F
➡ Total Length:         64         (64 Bytes) [16/2]           → ➡ Tlags:         010         (Don't Eragment) [20/1] 0xE0           → ➡ Flags:         010         (Don't Eragment) [20/1] 0xE0           → ➡ Time To Live:         64         [22/1]           → ➡ Totocoli         64         [22/1]           → ➡ Fragment Offset:         0 (0) [20/2] 0xIFF           → ➡ Totocoli         64         [22/1]           → ➡ Protocoli         63         (TCP) [23/1]           → ➡ Source IP:         172.23.33.43         [26/4]           → ➡ Destination IP:         172.23.33.54         [26/4]           → ➡ Destination Port:         12         [46/2]           → ➡ Destination Port:         12 [46/2]         [46/2]           → ➡ Destination Port:         2950223936         [50/4]           → ➡ Ret Number:         0         [58/1] 0xF0           → ➡ Tor Offset:         0         [58/1] 0xF0           → ➡ Tor Offset:         0         [59/1] 0x3F	DSF:	0000 0000 [15/1] 0xFF	
Identification:         0x0000         (0) [18/2]           Image: Construct of the second secon	- P Total Length:	64 (64 Bytes) [16/2]	
Plags:         Ol0         (Don't Fragment) [20/1] 0xE0	Identification:	0x0000 (0) [18/2]	
Fragment Offset:         0         (0) [20/2] 0x1FFF           O The To Live:         64         [22/1]           O Protocol:         6         (TCP [23/1])           O Protocol:         64         [22/1]           O Checksum:         0x9D31         (Correct) [24/2]           O Destination IP:         172.23.33.54         [30/4]           O Destination Port:         12         [36/4]           O Source Port:         210         [46/2]           O Destination Port:         12355         [48/2]           O Destination Port:         295023966         [50/4]           O [Mext Sequence Number:]         29502396         [54/4]           O TCP Offset:         0         [54/1] 0xF0           O TCP Offset:         0         [54/1] 0xF0	🕀 😁 Flags:	010 (Don't Fragment)	[20/1] 0xE0
→ Fine To Live:         64         [22/1]           → Orbitocol:         6         (TCP)         [23/1]           → Checksum:         Ox9031         (Correct)         [24/2]           → Source IP:         172.23.33.34         [26/4]           → Destination IP:         172.23.33.44         [30/4]           → Postination Fort:         21         [46/2]           → Destination Fort:         12345         [46/2]           → Destination Port:         295023956         [50/4]           → Source Number:         295023956         [50/4]           → TCP Offset:         0         [54/4]           → TCP Offset:         0         [54/4]	- Pragment Offset:	0 (0) [20/2] 0x1FF	F
OP Protocol:         6         (TCP)         [23/1]           Checksum:         Ox9031         (Correct)         [24/2]           Source IP:         172.23.33.34         [26/4]           Destination IP:         172.23.33.54         [30/4]           -7 TCP - Transport Control Protocol         [46/2]           -9 Source Port:         21         [46/2]           -9 Sequence Number:         2950823936         [50/4]           -9 [Next Sequence Number:]         2950823936         [50/4]           -9 TCP Offset:         0         [54/4]           -9 TCP Offset:         0         [54/1]	Time To Live:	64 [22/1]	
Checksum:         Ox9D31         (Correct)         [24/2]	Protocol:	6 (TCP) [23/1]	
Source IP:       172.23.33.34       [26/4]         Destination IP:       172.23.33.34       [30/4]         TCP - Transport Control Protocol       [46/2]         Source Port:       21       [46/2]         Sequence Number:       2950223936       [50/4]         Mumber:       2950223936       [50/4]         Ack Number:       0       [54/4]         TCP Offset:       0       [54/4]		0x9D31 (Correct) [24/2]	
Image: Specification TP:         172.23.33.54         [30/4]           Image: Transport Control Protocol         [46/2]           Image: Source Port:         21         [46/2]           Image: Source Port:         215         [46/2]           Image: Source Port:         235022396         [50/4]           Image: Source Port:         255022396         [50/4]           Image: Source Port:         0         [54/4]           Image: Source Port:         0         [54/1]		172.23.33.34 [26/4]	
Image: Source Ports       [46/0]         Image: Source Ports       21       [46/2]         Image: Source Ports       12345       [46/2]         Image: Source Ports       2245       [46/2]         Image: Source Ports       2250223936       [50/4]         Image: Source Ports       2950223936       [50/4]         Image: Source Ports       0       [54/4]         Image: Source Ports       0       [54/4]         Image: Source Ports       0       [54/1]         Image: Source Ports       0       [	Destination IP:	172.23.33.54 [30/4]	
→ Bource Port:         21         [46/2]           → Destination Port:         12345         [48/2]           → Sequence Number:         2950823936         [50/4]           → Markt Sequence Number:         285082396         -           → Markt Sequence Number:         0         [54/4]           → TCP Offset:         0         [54/1] 0xF0           → F:        000000         [59/1] 0x3F	TCP - Transport Control Protocol	[46/0]	
→ Destination Port:         12345         [40/2]           → Sequence Number:         295023956         [50/4]           → Math Superce Number:         295022396         [50/4]           → Ack Number:         0         [54/4]           → TCP Offset:         0         [55/1] 0xF0           →→ F:        00 0000         [59/1] 0x3F		21 [46/2]	
→ Sequence Number:         2950823968           → [Next Sequence Number:]         2950823968           → Ack Number:         0           → C Offset:         0           0 TCP Offset:         0           (54/1)           0 TOP Offset:         0           (59/1)         0x3F		12345 [48/2]	
□         [Next Sequence Number:]         295023960           -         → Ack Number:         0         [54/4]           -         → CP Offset:         0         [54/4]           -         → CP Offset:         0         [54/1] 0xF0           -         → CP Offset:         0         [59/1] 0xF0	- Sequence Number:	2950823936 [50/4]	
→ Ack Number:         0         [54/4]           □ TCP Offset:         0         [58/1]         0xF0           □□ F Ffs:        00 0000         [59/1]         0x3F		2950823968	
□ TCP Offset:         0         [54/1]         0xF0           □ □ F :        00 0000         [59/1]         0x3F	Ack Number:	0 [54/4]	
<b>→</b> → <b>→ → → → → → → → →</b>	TCP Offset:	0 [58/1] 0xF0	
	🛓 😑 F:	00 0000 [59/1] 0x3F	

Figure 16. TCP packet in Packet B

# CHAPTER 4:

# SIMULATION:

## 4.1 Test Bench:

A test bench supplies the signals and dumps the outputs to simulate a Verilog design or modules. It invokes the design under test, generates the simulation input vectors, and implements the system tasks to view/format the results of the simulation. It is never synthesized so it can use all Verilog commands.

# **4.2 Firewall MODULE:**

module firewall (

rx_ll_clock,	// Input CLK from TRIMAC Reciever
rx_ll_reset,	// Synchronous reset signal
rx_ll_data_in,	// Input data
rx_ll_sof_in_n,	// Input start of frame
rx_ll_eof_in_n,	// Input end of frame
rx_ll_src_rdy_in_n,	// Input source ready
rx_ll_data_out,	// Modified output data
rx_ll_sof_out_n,	// Output start of frame
rx_ll_eof_out_n,	// Output end of frame
rx_ll_src_rdy_out_n,	// Output source ready
rx_ll_dst_rdy_in_n	// Input destination ready );

Input data is sent to 40 byte shift register as well as a state machine. Shift register holds the input data while state machine compares it to the pre-stored MAC, IP and PORT addresses. If the input data frame matches the pre-stored addresses, a forward flag (fwd) is set high. After traversing through shift register, if the fwd flag is high, the data is assigned to the rx\_ll\_data\_out port. If a mismatch is found with any of the addresses, the fwd flag is set low and the frame is dropped.

### 4.2.1 Firewall Design:





22

### CHAPTER 5:

### **IMPLEMENTATION:**

#### **5.1 Physical Interface:**

An appropriate Physical Interface is provided for each selected EMAC0/EMAC1. This interface connects the physical interface of the Ethernet MAC block to the I/O of the FPGA.

- For GMII/MII, this component contains Input/Output block (IOB) buffers and IOB flipflops.
- For 1000BASE-X PCS/PMA or SGMII, this component instantiates and connects a RocketIO GTP or GTX transceiver

#### a) 1000 BASE-X:

The 1000BASE-X logic can be optionally provided by the Ethernet MAC. This port is connected to a Switch or Routing matrix, which can contain several ports.

### b) GMII(Gigabit Media Independent Interface):

The Media Independent Interface (MII), defined in IEEE 802.3clause 22, is a parallel interface that connects a 10-Mbps and/or 100-Mbps capable MAC to the physical sublayers. The Gigabit Media Independent Interface (GMII), defined in IEEE 802.3clause 35, is an extension of the MII used to connect a 1-Gbps capable MAC to the physical sublayers. MII can be considered a subset of GMII, and as a result, GMII/MII can carry Ethernet traffic at 10 Mbps, 100 Mbps, and 1 Gbps.

### **5.2 Embedded Ethernet MAC Wrapper:**

The Ethernet MAC wrapper file instantiates the full Ethernet MAC primitive. For one or both Ethernet MACs (EMAC0/EMAC1), the following applies:

- All unused input ports on the primitive are tied to the appropriate logic level; all unused output ports are left unconnected.
- The Ethernet MAC attributes are set based on options selected in the CORE Generator software.
- Only used ports are connected to the ports of the wrapper file.

This simplified wrapper should be used as the instantiation template for the Ethernet MAC in customer designs.

# **5.3 Ethernet MAC Core:**

The LogiCORE IP Tri-Mode Ethernet Media Access Controller (TEMAC) solution comprises the 10/100/1000 Mb/s Ethernet MAC, 1 Gb/s Ethernet MAC and the 10/100 Mb/s Ethernet MAC IP core. All cores support half-duplex and full-duplex operation.

# 5.3.1 Core Overview:



### Figure 18. Core Overview

## a) Client Interface:

The client interface is designed for maximum flexibility in matching to a client switching logic or network processor interface. The data pathway is 8-bits wide in both the transmit and receive directions.

#### **b)** Transmit Engine:

The transmit engine takes data from the client and converts it to GMII format. Preamble and frame check sequence fields are added and the data is padded if necessary. The transmit engine also provides the transmit statistics vector for each packet and transmits the pause frames generated by the flow control module.

#### c) Receive Engine:

The receive engine takes the data from the GMII/MII interface and checks it for compliance to the IEEE 802.3.Padding fields are removed and the client is presented with the data along with a good or bad frame indicator. The receive engine also provides the receive statistics vector for each received packet.

### d) Flow Control:

The MAC can be configured to send pause frames with a programmable pause value and to act on their reception. These two behaviors can be configured asymmetrically.

### e) GMII/MII Block:

The GMII/MII interface takes the data from the transmitter and converts it to MII format if the device is operating at speeds under 1 Gb/s. The received data is converted into GMII format. At 1 Gb/s, the data is passed through.

# CHAPTER 6:

# **RESULTS:**

# 6.1 Simulation Results:

Data is given as input in the figure given below:

				1	208.000 ns					
Name	Value		180 ns	200 ns	Říme o	1220 ns	1240 ns	260 ns	280 ns	1300 ns
🕨 🛃 dout[7:0]	00						00			
Ug fwd	x	_								
🕼 sof_out_n	х									
eof_out	х					-				
🗓 src_rdy_out	х									
🔚 clk	0									
1🐻 rst	0									
🚡 rx_sof_n	0									
🕨 📷 rx_data[7:0]	2d		00		2d (	1 14 7c		d 02 12	68 2e 0	00 \ 08 \ 00
🐻 rx_eof_n	1									
🔚 src_rdy_in	0									
🐻 dst_rdy_in	0									
		X1: 208	.000 ns							

# Figure 19. Input Data

Since MAC address is not matched, so the packet is not forwarded as shown:

													520 (	000	DC.												
													552.0	000	115												
Name	Value			480 ns	Telene		500 r	ns	The second		520 n	s	er r	, ľ	540 n	s I I I	T T T	560	ns	În c		1580	Ins	i.	i i î î	600 n	s LILLL
🕨 📷 dout[7:0]	00													0	0												
Le fwd	0																										
🗓 sof_out_n	0																										
eof_out	1																										
🗤 src_rdy_out	0					-		_						_													
🔓 clk	1																										
log rst	0																										
🔓 rx_sof_n	1		_								_					-											
million fraction f	60	0c_X_0	01 X	b5	X dd	_X_0	p_X	50	<u> </u>	la )	af	_X_6	<u>•</u> X	fi	<u> </u>	a6	<u>Х с8</u>	<u> </u>	b_X	1b	_X_	5D	× 10	<u>    X    </u>	Of	20	<u> </u>
to rx_eof_n	1																										
src_rdy_in	0						<u> </u>						-									_					
dst_rdy_in	٥						-						-	_								+					
		X1: 532	2.000 r	ns																							

# Figure 20. Input Data-Deny

Second Packet is received as input in the figure given below:

						688.000 ns				
Name	Value	a 187	640 ns	660 ns	680 ns	Îrra	700 ns	720 ns	740 ns	760 ns 78
🕨 📑 dout[7:0]	00						00			
🗓 fwd	0									
🗓 sof_out_n	1									
👍 eof_out	1									
🗤 src_rdy_out	0									
🔚 cik	0									
🔏 rst	0									
퉵 rx_sof_n	0									
🕨 🍯 rx_data[7:0]	c1	02		5 06 07	08	c1 ( 0	1 <u>14</u> 7c	88 <u>01</u> c	0 02 12	68 00
🎼 rx_eof_n	1									
🔚 src_rdy_in	0	_								
🐻 dst_rdy_in	0	_		4					4	
			_							
		X1: 6	588.000 ns							

Figure 21. Input Data-2

Since all addresses are matched with pre stored rules, so the packet is forwarded as shown:

				1,012.0	000 ns													
Name	Value		1,000 ns		1,020 ns		1,040 ns		1,060 n	s	1,0	80 ns	l.	1,1	00 ns		1	,120 ns
🕨 🎼 dout[7:0]	c1		00	c1	01	14 7	r <u> </u>	3 ( 01	<u>c0</u>	02	12	68		op	X	08	op	45
Ve fwd	1	_																
👍 sof_out_n	0																	
Useof_out	1	1. A.																
src_rdy_out	0	_														_		
lig clk	1																	
lig rst	0		-								_							_
to the terms of terms	1							_					17.00		(Cat			<b>AAD</b>
monostal	60					<u>/ co</u>					-1		4/	TRE	× 01	<u> </u>	-	<u>03 /</u>
src rdv in	1																	
la dst rdv in	0										-							
	8750																-	
		X1: 1,012.00	00 ns															

Figure 22. Input Data-Allow

# 6.2 Implementation Results:

Below is the figure when ping request to allowed IP address:

Applications 👻 Place	s 🔻 🕞 Terminal 🔫	Sun 8:40 AM		1 🔸 💉 🕬 📼 🛨
	root@White: ~	000	0 0 8	
File Edit View Search	Terminal Help	, >		
root@White:~# arp -	s 1.2.3.2 D8:D3:85:28:6B:A8			
PING 1.2.3.2 (1.2.3	1.2) 56(84) bytes of data.		Expression +	
64 bytes from 1.2.3	1.2: icmp_seq=1 ttl=128 time=0.782 ms	Protocol Lengthinfo		
1.2.3.2 ping st 1 packets transmitt rtt min/avg/max/mde root@White:~#	atistics ed, 1 received, 0% packet loss, time Oms v = 0.782/0.782/0.782/0.000 ms	JCMP 98 ECho (pin) reply	st 10=0x266e, seq=1/256, ttl=64 (reply in 95) 1d=0x266e, seq=1/256, ttl=128 (request in 84)	
				10-00
Trash				
-				
		and a second sec		
				· Article and the second
The second				and the second s
a service and the service of the ser				
ALC DE LA COMPANY				
a share				
and the second	🔘 🎽 Internet Control Message Protocol: Protocol	Pa	ockets: 85 · Displayed: 2 (2.4%) Profile: Default	

# Figure 23. Ping Request to allowed IP



Below is the Request and Response in Wireshark:

Figure 24. Request and Response in Wireshark

IP is changed to 1.2.3.7 which is not allowed so the packet should not go through shown in the figure below

Applications 👻 Places 👻 🛠 Settings 🕶		Sun 8:41 AM	🗯 🚺 ! 💉 🛪 🕬 📼 👻
1	root@White: ~		
File Edit View Search Terminal Help	PE - 28 - 60 - 18		
<b>Proof White</b> :-# ping -c 1 1.2.3.2 Ping 1.2.3.2 (1.2.3.2) 56(84) bytes 6 bytes from 1.2.3.2: icmp_seq=1 t	<	Network Aeroplane Mode	00
1.2.3.2 ping statistics 1 packets transmitted, 1 received,	🗇 Wi-Fi	Wired Connected - 1000 Mb/s	
nin/avg/max/mdev = 0.782/0.782/ rootaWhite:~#	💉 Wired	IPv4 Address 1.2.3.7	
	🖵 Network proxy	IPv6 Address fe80::6ab5:99ff:feec:685e	1 Break
		Hardware Address 68:B5:99:EC:68:5E	
Trash		Default Route 1.2.3.1	~
5			And the second second second
😫			
<b>K</b>			
<b>F</b>			
		Add Profile	*
		, automent	
S CARA	State and a set		
	and the state	and the second sec	and the second sec
		the second second	
	and the second second second	State of the state	

# Figure 25. Denied IP Address

Now we ping using 1.2.3.7 as source address

Applications 👻 Places 👻 📐	Terminal 🕶	Sun 8:41 AM		1	😐 💉 🛪 🔹 🗕
-	root@White: ~	000			
File Edit View Search Termina	al Help	, 			
<pre>root@White:~# arp -s 1.2. root@White:~# ping -c 1 1 PING 1.2.3.2 (1.2.3.2) 56 64 bytes from 1.2.3.2: ic</pre>	3.2 D8:D3:85:28:6B:A8 .2.3.2 (84) bytes of data. mp_seq=1 ttl=128 time=0.782 ms		Express	ion +	
1.2.3.2 ping statisti 1 packets transmitted, 1 rtt min/avg/max/mdev = 0. rootaWhite:~# ping -c 1 1 PING 1.2.3.2 (1.2.3.2) 56 From 1.2.3.7 icmp_seq=1 D	cs received, 0% packet loss, time Oms 782/0.782/0.782/0.000 ms .2.3.2 (84) bytes of data. estination Host Unreachable				
1.2.3.2 ping statisti 1 packets transmitted, 0	cs received, +1 errors, 100% packet loss,	time Oms	k		
root@White:~#					
				-	
		<u>_</u>		-	
				and the	
i San					
07	Internet Control Message Protocol: Protocol	Packets: 3	Displayed: 0 (0.0%) Profile:	Default	

# Figure 26. Denied Source Address

There is no packet displayed in wire shark, which is as expected because IP is not allowed



Figure 27. No Packet in Wireshark

# BIBLIOGRAPHY

# CHAPTER 7:

#### **BIBLIOGRAPHY:**

#### 7.1 List of similar projects done at MCS:

NC Yasir Ahmed, NC Essam Shahid, NC Maheen Zubair, TE-48

Hardware Firewall on FPGA (10G), 2015.

#### 7.2 List of similar projects elsewhere:

#### <u>NETFPGA 10G APPLICATION AWARE ROUTER</u>

BY NS Nauman Shahid, NS Asadullah, NS Noman Sharif "" DE-32 Bachelors In Computer Engineering (Eme,Nust) (2014)

Application Aware Routing which supports the routing of packets based in their OSI 4-7 features i.e. URL and Protocol

# Designing a Hardware-Accelerated Firewall with Two 10 Gbps Ports

BY Viktor Pus, Tomas Dedek (2008)

Focused on one of these performance-demanding tasks: the packet classification. Implement the stateless firewall because of its straightforward design and clear requirements for its function. Stateless firewalls is a process in which every packet is independently of the previous packets.

#### DESIGN A HARDWARE NETWORK FIREWALL ON FPGA

BY Raouf Ajami, Anh Dinh University of Saskatchewan, Canada: (2011)

Built using Verilog Hardware Description Language (HDL) to speed up the packet processing. A processor based embedded system with real- time operating system was designed to achieve highly customized and on-the-fly configuration change in the firewall. The whole design was implemented and evaluated on an Altera FPGA device.

FPGA-BASED INTERNET PROTOCOL FIREWALL CHIP BY Ayman, Louis Harik, Rony Ferzli, and Mohammad Fawaz (American University of Beirut, Lebanon) (2000)

Presented the design of a firewall for IP networks using a field-programmable gate array

(FPGA).

### 7.3 ONLINE HELP:

U www.xilinx.com

- <u>http://www.digilentinc.com/Products/Detail.cfm?Prod=GENESYS</u>
- <u>http://www.asic-world.com/verilog/veritut.html</u>
- <u>www.fpga4fun.com</u>
- <u>http://www.xilinx.com/training/free-video-courses.htm</u>
- <a href="http://www.ni.com/swf/presentation/us/labview/lvfpga/">http://www.ni.com/swf/presentation/us/labview/lvfpga/</a>
- <u>http://www.xilinx.com/csi/training/how-to-configure-an-fpga.htm</u>
- <u>http://www.xilinx.com/support/index.html/content/xilinx/en/supportNa</u> v/si licon\_devices/fpga/virtex-6.html
- http://hardforum.com/showthread.php?t=1074301
- <u>http://www.xilinx.com/ipcenter/coregen/ip\_update\_install\_instructions.</u>
   <u>ht m</u>
- <u>http://www.xilinx.com/ipcenter/coregen/ip\_update\_system\_requireme\_nts. htm</u>
- <u>http://www.xilinx.com/products/ipcenter/V5\_Embedded\_TEMAC\_Wrap</u>
   <u>p er.htm</u>

# CHAPTER 8:

### **PROJECT RESEARCH WORK:**

- XILINX SUPPORT DOCUMENTATION, "Virtex 5 FPGA Configuration User Guide, UG191 (v3.11)", October 19, 2012.
- XILINX SUPPORT DOCUMENTATION, "Virtex 5 FPGA User Guide, UG190 (v5.4)", March 16, 2012.
- XILINX SUPPORT DOCUMENTATION, "Virtex 5 FPGA Embedded Trimode Ethernet MAC User Guide, UG194 (v1.10)", February 14, 2011.
- XILINX SUPPORT DOCUMENTATION, "Virtex 5 FPGA Embedded Trimode Ethernet MAC Wrapper v1.8, GSG340", April 19, 2010.
- XILINX SUPPORT DOCUMENTATION, "Virtex 5 FPGA Embedded Trimode Ethernet MAC Wrapper v1.8, DS550", April 19, 2010.
- Sheila Frankel, "*Demystifying the IPSec Puzzle*", 3rd ed, Artech House, Inc, 2001.
- Behrouz A. Forouzan, "Data Communications and Networking", 4<sup>th</sup>ed, McGraw Hill, 2007.
- Steffen, "Secure Network Communication", ZurcherHochshule Winterthur, January 14, 2002.
- IEEE TRANSACTIONS, "IPSec Implementation on Xilinx Virtex-II Pro FPGA and Its Application", Lu, J.; Appl. Res. Lab., Washington Univ., USA; Lockwood, J., April 2005