NUST Institutional Repository
Bit Parallel Computation of SBNDM4 Algorithm Using Scalable Parallel Hardware
- DSpace Home
- →
- E-Theses
- →
- PNEC
- →
- Electrical Engineering
- →
- MS
- →
- View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
| dc.contributor.author | Muhammad Tahir Rana | |
| dc.date.accessioned | 2021-02-16T04:50:02Z | |
| dc.date.available | 2021-02-16T04:50:02Z | |
| dc.date.issued | 2017-01-27 | |
| dc.identifier.uri | http://10.250.8.41:8080/xmlui/handle/123456789/22426 | |
| dc.language.iso | en | en_US |
| dc.title | Bit Parallel Computation of SBNDM4 Algorithm Using Scalable Parallel Hardware | en_US |
| dc.type | Thesis | en_US |
Files in this item
This item appears in the following Collection(s)
-
MS [198]