NUST Institutional Repository
An optimized hardware implementation of LBP for Pattern extraction
- DSpace Home
- →
- E-Theses
- →
- PNEC
- →
- Electrical Engineering
- →
- MS
- →
- View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
| dc.contributor.author | Rizvi, Syeda Midhat Hasan | |
| dc.date.accessioned | 2024-01-09T11:34:59Z | |
| dc.date.available | 2024-01-09T11:34:59Z | |
| dc.date.issued | 2017 | |
| dc.identifier.uri | http://10.250.8.41:8080/xmlui/handle/123456789/41520 | |
| dc.description | Supervisor: Dr Syed Sajjad Haider Zaidi | en_US |
| dc.language.iso | en | en_US |
| dc.publisher | Pakistan Navy Engineering College ,Karachi | en_US |
| dc.title | An optimized hardware implementation of LBP for Pattern extraction | en_US |
| dc.type | Thesis | en_US |
Files in this item
This item appears in the following Collection(s)
-
MS [198]