NUST Institutional Repository
DESIGN OF A VERILOG PROCESSOR FOR ACCELERATING ETL LEVEL SIMULATIONS
- DSpace Home
- →
- E-Theses
- →
- CEME
- →
- Computer Engineering
- →
- BS
- →
- View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
| dc.contributor.author | DR SHOAB A KHAN, SAAD,OMAR,RIZWAN | |
| dc.date.accessioned | 2025-04-23T05:19:37Z | |
| dc.date.available | 2025-04-23T05:19:37Z | |
| dc.date.issued | 2004 | |
| dc.identifier.other | DE-COMP-22 | |
| dc.identifier.uri | http://10.250.8.41:8080/xmlui/handle/123456789/52217 | |
| dc.description | Supervisor DR SHOAB A KHAN | en_US |
| dc.language.iso | en | en_US |
| dc.publisher | College of Electrical & Mechanical Engineering (CEME), NUST | en_US |
| dc.title | DESIGN OF A VERILOG PROCESSOR FOR ACCELERATING ETL LEVEL SIMULATIONS | en_US |
| dc.type | Project Report | en_US |
Files in this item
This item appears in the following Collection(s)
-
BS [461]