NUST Institutional Repository

Implementation of Naive Bayes’ Classifier on hardware Using FPGA

Implementation of Naive Bayes’ Classifier on hardware Using FPGA

Nauman Memon
URI: http://10.250.8.41:8080/xmlui/handle/123456789/22901
Date: 2019-06

Show full item record

Files in this item

Icon
Name: Noman Thesis.pdf
Size: 1.909Mb
Format: PDF
View/Open

This item appears in the following Collection(s)

  • MS [198]

Search DSpace


Advanced Search

Browse

My Account