- DSpace Home
- →
- E-Theses
- →
- PNEC
- →
- Electrical Engineering
- →
- MS
- →
- View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
| dc.contributor.author | Nauman Memon | |
| dc.date.accessioned | 2021-02-24T05:22:16Z | |
| dc.date.available | 2021-02-24T05:22:16Z | |
| dc.date.issued | 2019-06 | |
| dc.identifier.uri | http://10.250.8.41:8080/xmlui/handle/123456789/22901 | |
| dc.language.iso | en | en_US |
| dc.title | Implementation of Naive Bayes’ Classifier on hardware Using FPGA | en_US |
| dc.type | Thesis | en_US |
Files in this item
This item appears in the following Collection(s)
-
MS [198]