NUST Institutional Repository

Design and FPGA based implementation of barker demodulation block and CCK correlator block for DSSS technique in IEEE 802.11g

Files in this item

This item appears in the following Collection(s)

  • BS [835]

Search DSpace


Advanced Search

Browse

My Account